Next Generation Energy Efficient Smart Transistor: From Transport Phenomena to Integrated Circuit Design

Md Shamiul Fahad and K M Mohsin Supervisor: Dr. Ashok Srivastava

1ST EECS **GSRS 2017**

Division of Electrical & Computer Engineering, Louisiana State University, Baton Rouge, LA-70802, U. S. A.

Introduction

The Moore's law of scaling of metal oxide field effect transistors (MOSFET) resulted an unprecedented advancement in technology over the last five decades, until recently chips are now down for Moore's law.




Fig. 1. MOSFET scaling trend and transport phenomena

Quantum mechanical band tunneling transport overcomes fundamental physical limit of MOSFET for supply voltage scaling, resulting energy efficient smart transistor technology.





Fig. 2. Quantum tunneling transport phenomena in FET

Goals

- . Model current transport in novel smart tunneling transistors from atomically thin two dimensional (2D) materials for:
- Operates at low supply voltage (~ 0.1V)
- THz operation and fs delay
- 2. Incorporate models for circuit simulations.




High performance Circuits Fig. 3. From material modeling to circuit design

Device Transport Modeling and Performance

Features:

MoS₂-hBN-MoS₂ Junctionless Tunnel Effect Transistor



- Gate induced interlayer tunneling between two MoS₂ layers separated by hBN changes channel charge density.

- Interlayer tunneling controls the source-drain ballistic transport.
- Energy efficient high speed THz operation.





Fig. 4. Junctionless tunnel effect transistor: device structure, current transport, charge induced barrier control mechanism and high speed performance at ultra-low delay operation

ON State

Graphene-hBN-Graphene Junctionless Tunnel Effect Transistor

 G_{T}

Source



- Tunneling between two graphene layers separated by hBN.
- Low supply voltage operation Steep subthreshold slope
- Current ratio of 10⁴ with mA range Oncurrent

T_⊤=0.2378 Δ=1.5eV $m^* = 0.5 m_0$ $|V_{DS}| = 0.025$ **→**0.025V step $T_{T}=0.2378$ $V_G = 0.1V$ $m^* = 0.5 m_0$ Lateral $V_{G} = 0.075V$ Transport /// between Source and Drain $V_{G} = 0.05V$ 0.5 $V_{G} = 0.025V$ V_G=0V 0.05 0.1 $V_{DS}[V]$

Fig. 5. Junctionless graphene tunnel effect transistor with steep subthreshold slope operation


G_T: Top Graphene layer

G_B: Bottom Graphene layer

Graphene and Silicene Nanoribbon Tunnel Effect Transistor

Features:

- Width tuable energy band gap in graphene and silicene nanoribbon.
- Suitable for logic application. High mobility, high on/off current
- ratio and ultra-low power (pW) operation







Fig. 6. Quantum transport simulation of graphene and silicene nanoribbon tunnel field effect transistor

Design of Energy Efficient Circuit Simulation





Performance Comparison and Static Random Access Memory (SRAM) Design


Compact Model


Features:

- Verilog-A simulated devices matches both physics based compact models and numerical simulations
- High read and write noise margins.
- Competitive performance than conventional FinFET and Si/Ge









Summary

- Energy efficient next generation smart transistors are studied from
- physics based compact models to their circuit level simulations. Promise of alternative current transport mechanism has been explored providing steeper sub-threshold slope than conventional planer TFET
- With continuous scaling of technology node following the Moore's
- law, energy efficient smart transistors are the demand of time. Compact model advances significant understanding from circuit

References

- transistor", Solid State Electronics, vol. 126, pp. 96-103, 2016. Md Fahad et al., "Analytical current transport model of graphene nanoribbon tunnel field effect transistor for digital circuit design," IEEE Trans. Nanotech., vol. 15, no. 1, pp. 37-48,
- Md Fahad, Ashok Srivastava, "A graphene switching transistor for vertical circuit design," ECS Journal of Solid State Science and Technology, vol. 5, no. 3, M13-M21, 2016. Md Fahad et al., "Silicene nanoribbon tunnel field effect transistor," ECS Trans., vol. 75.
- Md Fahad et al., "Modeling of GNR TFET in Verilog-A for digital circuit design," 2nd Int. Sym. on Nanoelectronics and Information Science (INIS), Gwalior, India, 2016 Ashok Srivastava and Md Fahad, "Vertical interlayer tunnel field effect transistor using

hexagonal boron nitride." (USPTO Application No. 62/440,104)

Part of the work of GNR TFET was conducted under the Airforce Research Lab (AFRL),

Acknowledgement

design perspective.

Kirtland, NM under DoD contract FA9453-10-1-0002.